gem5  v21.1.0.2
smmu_v3_proc.cc
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2013, 2018-2019 ARM Limited
3  * All rights reserved
4  *
5  * The license below extends only to copyright in the software and shall
6  * not be construed as granting a license to any other intellectual
7  * property including but not limited to intellectual property relating
8  * to a hardware implementation of the functionality of the software
9  * licensed hereunder. You may use the software subject to the license
10  * terms below provided that you ensure that this notice is replicated
11  * unmodified and in its entirety in all distributions of the software,
12  * modified or unmodified, in source code or in binary form.
13  *
14  * Redistribution and use in source and binary forms, with or without
15  * modification, are permitted provided that the following conditions are
16  * met: redistributions of source code must retain the above copyright
17  * notice, this list of conditions and the following disclaimer;
18  * redistributions in binary form must reproduce the above copyright
19  * notice, this list of conditions and the following disclaimer in the
20  * documentation and/or other materials provided with the distribution;
21  * neither the name of the copyright holders nor the names of its
22  * contributors may be used to endorse or promote products derived from
23  * this software without specific prior written permission.
24  *
25  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
26  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
27  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
28  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
29  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
30  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
31  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
32  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
33  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
34  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
35  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
36  */
37 
38 #include "dev/arm/smmu_v3_proc.hh"
39 
40 #include <cassert>
41 #include <functional>
42 
43 #include "dev/arm/smmu_v3.hh"
44 #include "sim/system.hh"
45 
46 namespace gem5
47 {
48 
49 SMMUProcess::SMMUProcess(const std::string &name, SMMUv3 &_smmu) :
50  coroutine(NULL),
51  myName(name),
52  smmu(_smmu)
53 {}
54 
56 {
57  delete coroutine;
58 }
59 
60 void
62 {
63  smmu.runProcess(this, NULL);
64 }
65 
66 void
68 {
69  delete coroutine;
70  coroutine = new Coroutine(
71  std::bind(&SMMUProcess::main, this, std::placeholders::_1));
72 }
73 
74 void
75 SMMUProcess::doRead(Yield &yield, Addr addr, void *ptr, size_t size)
76 {
78  doDelay(yield, Cycles(1)); // request - assume 1 cycle
80 
81  SMMUAction a;
82  a.type = ACTION_SEND_REQ;
83 
84  RequestPtr req = std::make_shared<Request>(
85  addr, size, 0, smmu.requestorId);
86 
87  req->taskId(context_switch_task_id::DMA);
88 
89  a.pkt = new Packet(req, MemCmd::ReadReq);
90  a.pkt->dataStatic(ptr);
91 
92  a.delay = 0;
93 
94  PacketPtr pkt = yield(a).get();
95 
96  assert(pkt);
97  // >= because we may get the whole cache line
98  assert(pkt->getSize() >= size);
99 
100  delete pkt;
101 }
102 
103 void
104 SMMUProcess::doWrite(Yield &yield, Addr addr, const void *ptr, size_t size)
105 {
106  unsigned nbeats = (size + (smmu.requestPortWidth-1))
108 
110  doDelay(yield, Cycles(nbeats));
112 
113 
114  SMMUAction a;
115  a.type = ACTION_SEND_REQ;
116 
117  RequestPtr req = std::make_shared<Request>(
118  addr, size, 0, smmu.requestorId);
119 
120  req->taskId(context_switch_task_id::DMA);
121 
122  a.pkt = new Packet(req, MemCmd::WriteReq);
123  a.pkt->dataStatic(ptr);
124 
125  PacketPtr pkt = yield(a).get();
126 
127  delete pkt;
128 }
129 
130 void
132 {
133  if (smmu.system.isTimingMode())
134  scheduleWakeup(smmu.clockEdge(cycles));
135 
136  SMMUAction a;
137  a.type = ACTION_DELAY;
138  a.delay = cycles * smmu.clockPeriod();
139  yield(a);
140 }
141 
142 void
144 {
145  SMMUAction a;
146  a.type = ACTION_SLEEP;
147  yield(a);
148 }
149 
150 void
152 {
153  while (sem.count == 0) {
154  sem.queue.push(this);
155  doSleep(yield);
156  }
157 
158  sem.count--;
159  return;
160 }
161 
162 void
164 {
165  sem.count++;
166  if (!sem.queue.empty()) {
167  SMMUProcess *next_proc = sem.queue.front();
168  sem.queue.pop();
169 
170  // Schedule event in the current tick instead of
171  // calling the function directly to avoid overflowing
172  // the stack in this coroutine.
173  next_proc->scheduleWakeup(curTick());
174  }
175 }
176 
177 void
179 {
180  sig.waiting.push_back(this);
181  doSleep(yield);
182 }
183 
184 void
186 {
187  if (!sig.waiting.empty()) {
188  for (auto it : sig.waiting) {
189  // Schedule event in the current tick instead of
190  // calling the function directly to avoid overflowing
191  // the stack in this coroutine.
192  it->scheduleWakeup(curTick());
193  }
194 
195  sig.waiting.clear();
196  }
197 }
198 
199 void
201 {
202  auto *ep = new EventWrapper<
203  SMMUProcess, &SMMUProcess::wakeup> (this, true);
204 
205  smmu.schedule(ep, when);
206 }
207 
210 {
211  assert(coroutine != NULL);
212  assert(*coroutine);
213  return (*coroutine)(pkt).get();
214 }
215 
216 } // namespace gem5
gem5::curTick
Tick curTick()
The universal simulation clock.
Definition: cur_tick.hh:46
system.hh
gem5::SMMUProcess::wakeup
void wakeup()
Definition: smmu_v3_proc.cc:61
gem5::EventWrapper
Definition: eventq.hh:1084
gem5::Coroutine::CallerType::get
std::enable_if_t<!std::is_same< T, void >::value, T > get()
get() is the way we can extrapolate arguments from the coroutine caller.
Definition: coroutine.hh:142
gem5::SMMUProcess
Definition: smmu_v3_proc.hh:97
gem5::SMMUv3::requestPortWidth
const unsigned requestPortWidth
Definition: smmu_v3.hh:117
gem5::SMMUProcess::doSemaphoreDown
void doSemaphoreDown(Yield &yield, SMMUSemaphore &sem)
Definition: smmu_v3_proc.cc:151
gem5::SMMUAction
Definition: smmu_v3_proc.hh:70
gem5::SMMUv3::requestorId
const RequestorID requestorId
Definition: smmu_v3.hh:95
gem5::ArmISA::a
Bitfield< 8 > a
Definition: misc_types.hh:65
gem5::EventManager::schedule
void schedule(Event &event, Tick when)
Definition: eventq.hh:1019
gem5::SMMUProcess::doSemaphoreUp
void doSemaphoreUp(SMMUSemaphore &sem)
Definition: smmu_v3_proc.cc:163
gem5::SMMUProcess::~SMMUProcess
virtual ~SMMUProcess()
Definition: smmu_v3_proc.cc:55
gem5::SMMUProcess::reinit
void reinit()
Definition: smmu_v3_proc.cc:67
gem5::SMMUv3
Definition: smmu_v3.hh:85
gem5::Cycles
Cycles is a wrapper class for representing cycle counts, i.e.
Definition: types.hh:78
gem5::ACTION_SLEEP
@ ACTION_SLEEP
Definition: smmu_v3_proc.hh:66
gem5::MipsISA::ep
Bitfield< 1 > ep
Definition: pra_constants.hh:246
gem5::SMMUSignal
Definition: smmu_v3_proc.hh:92
gem5::SMMUProcess::doBroadcastSignal
void doBroadcastSignal(SMMUSignal &sig)
Definition: smmu_v3_proc.cc:185
gem5::SMMUProcess::main
virtual void main(Yield &yield)=0
gem5::SMMUv3::requestPortSem
SMMUSemaphore requestPortSem
Definition: smmu_v3.hh:125
gem5::SMMUSemaphore
Definition: smmu_v3_proc.hh:81
gem5::Packet
A Packet is used to encapsulate a transfer between two objects in the memory system (e....
Definition: packet.hh:283
gem5::ACTION_SEND_REQ
@ ACTION_SEND_REQ
Definition: smmu_v3_proc.hh:61
gem5::probing::Packet
ProbePointArg< PacketInfo > Packet
Packet probe point.
Definition: mem.hh:109
gem5::Tick
uint64_t Tick
Tick count type.
Definition: types.hh:58
gem5::RequestPtr
std::shared_ptr< Request > RequestPtr
Definition: request.hh:92
gem5::SMMUProcess::Coroutine
gem5::Coroutine< PacketPtr, SMMUAction > Coroutine
Definition: smmu_v3_proc.hh:100
gem5::MemCmd::ReadReq
@ ReadReq
Definition: packet.hh:86
gem5::SMMUProcess::doSleep
void doSleep(Yield &yield)
Definition: smmu_v3_proc.cc:143
gem5::System::isTimingMode
bool isTimingMode() const
Is the system in timing mode?
Definition: system.hh:276
gem5::SMMUProcess::SMMUProcess
SMMUProcess(const std::string &name, SMMUv3 &_smmu)
Definition: smmu_v3_proc.cc:49
gem5::Addr
uint64_t Addr
Address type This will probably be moved somewhere else in the near future.
Definition: types.hh:147
gem5::SMMUProcess::scheduleWakeup
void scheduleWakeup(Tick when)
Definition: smmu_v3_proc.cc:200
name
const std::string & name()
Definition: trace.cc:49
gem5::SMMUSemaphore::queue
std::queue< SMMUProcess * > queue
Definition: smmu_v3_proc.hh:89
gem5::context_switch_task_id::DMA
@ DMA
Definition: request.hh:84
gem5::Clocked::clockEdge
Tick clockEdge(Cycles cycles=Cycles(0)) const
Determine the tick when a cycle begins, by default the current one, but the argument also enables the...
Definition: clocked_object.hh:177
gem5::SMMUProcess::doDelay
void doDelay(Yield &yield, Cycles cycles)
Definition: smmu_v3_proc.cc:131
gem5::SMMUv3::system
const System & system
Definition: smmu_v3.hh:94
smmu_v3_proc.hh
smmu_v3.hh
gem5::SMMUProcess::doRead
void doRead(Yield &yield, Addr addr, void *ptr, size_t size)
Definition: smmu_v3_proc.cc:75
gem5::ACTION_DELAY
@ ACTION_DELAY
Definition: smmu_v3_proc.hh:65
gem5::SMMUProcess::coroutine
Coroutine * coroutine
Definition: smmu_v3_proc.hh:102
gem5::SMMUProcess::run
SMMUAction run(PacketPtr pkt)
Definition: smmu_v3_proc.cc:209
gem5::SMMUProcess::doWrite
void doWrite(Yield &yield, Addr addr, const void *ptr, size_t size)
Definition: smmu_v3_proc.cc:104
gem5::MemCmd::WriteReq
@ WriteReq
Definition: packet.hh:89
gem5::Coroutine::CallerType
CallerType: A reference to an object of this class will be passed to the coroutine task.
Definition: coroutine.hh:85
gem5::SMMUSemaphore::count
unsigned count
Definition: smmu_v3_proc.hh:87
gem5::SMMUProcess::doWaitForSignal
void doWaitForSignal(Yield &yield, SMMUSignal &sig)
Definition: smmu_v3_proc.cc:178
gem5
Reference material can be found at the JEDEC website: UFS standard http://www.jedec....
Definition: decoder.cc:40
gem5::SMMUSignal::waiting
std::list< SMMUProcess * > waiting
Definition: smmu_v3_proc.hh:94
gem5::SMMUProcess::smmu
SMMUv3 & smmu
Definition: smmu_v3_proc.hh:110
gem5::SMMUv3::runProcess
SMMUAction runProcess(SMMUProcess *proc, PacketPtr pkt)
Definition: smmu_v3.cc:225
gem5::Packet::getSize
unsigned getSize() const
Definition: packet.hh:791
gem5::Clocked::clockPeriod
Tick clockPeriod() const
Definition: clocked_object.hh:217
gem5::X86ISA::addr
Bitfield< 3 > addr
Definition: types.hh:84

Generated on Tue Sep 21 2021 12:25:15 for gem5 by doxygen 1.8.17