i8254xGBe.hh

Go to the documentation of this file.

/*
 * Copyright (c) 2006 The Regents of The University of Michigan
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met: redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer;
 * redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution;
 * neither the name of the copyright holders nor the names of its
 * contributors may be used to endorse or promote products derived from
 * this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
 
/* @file
 * Device model for Intel's 8254x line of gigabit ethernet controllers.
 */
 
#ifndef __DEV_NET_I8254XGBE_HH__
#define __DEV_NET_I8254XGBE_HH__
 
#include <cstdint>
#include <deque>
#include <string>
 
#include "base/inet.hh"
#include "base/trace.hh"
#include "base/types.hh"
#include "debug/EthernetDesc.hh"
#include "debug/EthernetIntr.hh"
#include "dev/net/etherdevice.hh"
#include "dev/net/etherint.hh"
#include "dev/net/etherpkt.hh"
#include "dev/net/i8254xGBe_defs.hh"
#include "dev/net/pktfifo.hh"
#include "dev/pci/device.hh"
#include "params/IGbE.hh"
#include "sim/eventq.hh"
#include "sim/serialize.hh"
 
namespace gem5
{
 
class IGbEInt;
 
class IGbE : public EtherDevice
{
  private:
    IGbEInt *etherInt;
 
    // device registers
    igbreg::Regs regs;
 
    // eeprom data, status and control bits
    int eeOpBits, eeAddrBits, eeDataBits;
    uint8_t eeOpcode, eeAddr;
    uint16_t flash[igbreg::EEPROM_SIZE];
 
    // packet fifos
    PacketFifo rxFifo;
    PacketFifo txFifo;
 
    // Packet that we are currently putting into the txFifo
    EthPacketPtr txPacket;
 
    // Should to Rx/Tx State machine tick?
    bool inTick;
    bool rxTick;
    bool txTick;
    bool txFifoTick;
 
    bool rxDmaPacket;
 
    // Number of bytes copied from current RX packet
    unsigned pktOffset;
 
    // Delays in managaging descriptors
    Tick fetchDelay, wbDelay;
    Tick fetchCompDelay, wbCompDelay;
    Tick rxWriteDelay, txReadDelay;
 
    // Event and function to deal with RDTR timer expiring
    void rdtrProcess() {
        rxDescCache.writeback(0);
        DPRINTF(EthernetIntr,
                "Posting RXT interrupt because RDTR timer expired\n");
        postInterrupt(igbreg::IT_RXT);
    }
 
    EventFunctionWrapper rdtrEvent;
 
    // Event and function to deal with RADV timer expiring
    void radvProcess() {
        rxDescCache.writeback(0);
        DPRINTF(EthernetIntr,
                "Posting RXT interrupt because RADV timer expired\n");
        postInterrupt(igbreg::IT_RXT);
    }
 
    EventFunctionWrapper radvEvent;
 
    // Event and function to deal with TADV timer expiring
    void tadvProcess() {
        txDescCache.writeback(0);
        DPRINTF(EthernetIntr,
                "Posting TXDW interrupt because TADV timer expired\n");
        postInterrupt(igbreg::IT_TXDW);
    }
 
    EventFunctionWrapper tadvEvent;
 
    // Event and function to deal with TIDV timer expiring
    void tidvProcess() {
        txDescCache.writeback(0);
        DPRINTF(EthernetIntr,
                "Posting TXDW interrupt because TIDV timer expired\n");
        postInterrupt(igbreg::IT_TXDW);
    }
    EventFunctionWrapper tidvEvent;
 
    // Main event to tick the device
    void tick();
    EventFunctionWrapper tickEvent;
 
 
    uint64_t macAddr;
 
    void rxStateMachine();
    void txStateMachine();
    void txWire();
 
    void postInterrupt(igbreg::IntTypes t, bool now = false);
 
    void chkInterrupt();
 
    void delayIntEvent();
    void cpuPostInt();
    // Event to moderate interrupts
    EventFunctionWrapper interEvent;
 
    void cpuClearInt();
 
    Tick intClock() { return sim_clock::as_int::ns * 1024; }
 
    void restartClock();
 
    void checkDrain();
 
    template<class T>
    class DescCache : public Serializable
    {
      protected:
        virtual Addr descBase() const = 0;
        virtual long descHead() const = 0;
        virtual long descTail() const = 0;
        virtual long descLen() const = 0;
        virtual void updateHead(long h) = 0;
        virtual void enableSm() = 0;
        virtual void actionAfterWb() {}
        virtual void fetchAfterWb() = 0;
 
        typedef std::deque<T *> CacheType;
        CacheType usedCache;
        CacheType unusedCache;
 
        T *fetchBuf;
        T *wbBuf;
 
        // Pointer to the device we cache for
        IGbE *igbe;
 
        // Name of this  descriptor cache
        std::string _name;
 
        // How far we've cached
        int cachePnt;
 
        // The size of the descriptor cache
        int size;
 
        // How many descriptors we are currently fetching
        int curFetching;
 
        // How many descriptors we are currently writing back
        int wbOut;
 
        // if the we wrote back to the end of the descriptor ring and are going
        // to have to wrap and write more
        bool moreToWb;
 
        // What the alignment is of the next descriptor writeback
        Addr wbAlignment;
 
        EthPacketPtr pktPtr;
 
        Addr pciToDma(Addr a) { return igbe->pciToDma(a); }
 
      public:
        std::string annSmFetch, annSmWb, annUnusedDescQ, annUsedCacheQ,
            annUsedDescQ, annUnusedCacheQ, annDescQ;
 
        DescCache(IGbE *i, const std::string n, int s);
        virtual ~DescCache();
 
        std::string name() { return _name; }
 
        void areaChanged();
 
        void writeback(Addr aMask);
        void writeback1();
        EventFunctionWrapper wbDelayEvent;
 
        void fetchDescriptors();
        void fetchDescriptors1();
        EventFunctionWrapper fetchDelayEvent;
 
        void fetchComplete();
        EventFunctionWrapper fetchEvent;
 
        void wbComplete();
        EventFunctionWrapper wbEvent;
 
        /* Return the number of descriptors left in the ring, so the device has
         * a way to figure out if it needs to interrupt.
         */
        unsigned
        descLeft() const
        {
            unsigned left = unusedCache.size();
            if (cachePnt > descTail())
                left += (descLen() - cachePnt + descTail());
            else
                left += (descTail() - cachePnt);
 
            return left;
        }
 
        /* Return the number of descriptors used and not written back.
         */
        unsigned descUsed() const { return usedCache.size(); }
 
        /* Return the number of cache unused descriptors we have. */
        unsigned descUnused() const { return unusedCache.size(); }
 
        /* Get into a state where the descriptor address/head/etc colud be
         * changed */
        void reset();
 
 
        void serialize(CheckpointOut &cp) const override;
        void unserialize(CheckpointIn &cp) override;
 
        virtual bool hasOutstandingEvents() {
            return wbEvent.scheduled() || fetchEvent.scheduled();
        }
 
    };
 
 
    class RxDescCache : public DescCache<igbreg::RxDesc>
    {
      protected:
        Addr descBase() const override { return igbe->regs.rdba(); }
        long descHead() const override { return igbe->regs.rdh(); }
        long descLen() const override { return igbe->regs.rdlen() >> 4; }
        long descTail() const override { return igbe->regs.rdt(); }
        void updateHead(long h) override { igbe->regs.rdh(h); }
        void enableSm() override;
        void fetchAfterWb() override {
            if (!igbe->rxTick && igbe->drainState() == DrainState::Running)
                fetchDescriptors();
        }
 
        bool pktDone;
 
        int splitCount;
 
        unsigned bytesCopied;
 
      public:
        RxDescCache(IGbE *i, std::string n, int s);
 
        int writePacket(EthPacketPtr packet, int pkt_offset);
 
        void pktComplete();
 
        bool packetDone();
 
        EventFunctionWrapper pktEvent;
 
        // Event to handle issuing header and data write at the same time
        // and only callking pktComplete() when both are completed
        void pktSplitDone();
        EventFunctionWrapper pktHdrEvent;
        EventFunctionWrapper pktDataEvent;
 
        bool hasOutstandingEvents() override;
 
        void serialize(CheckpointOut &cp) const override;
        void unserialize(CheckpointIn &cp) override;
    };
    friend class RxDescCache;
 
    RxDescCache rxDescCache;
 
    class TxDescCache  : public DescCache<igbreg::TxDesc>
    {
      protected:
        Addr descBase() const override { return igbe->regs.tdba(); }
        long descHead() const override { return igbe->regs.tdh(); }
        long descTail() const override { return igbe->regs.tdt(); }
        long descLen() const override { return igbe->regs.tdlen() >> 4; }
        void updateHead(long h) override { igbe->regs.tdh(h); }
        void enableSm() override;
        void actionAfterWb() override;
        void fetchAfterWb() override {
            if (!igbe->txTick && igbe->drainState() == DrainState::Running)
                fetchDescriptors();
        }
 
 
 
        bool pktDone;
        bool isTcp;
        bool pktWaiting;
        bool pktMultiDesc;
        Addr completionAddress;
        bool completionEnabled;
        uint32_t descEnd;
 
 
        // tso variables
        bool useTso;
        Addr tsoHeaderLen;
        Addr tsoMss;
        Addr tsoTotalLen;
        Addr tsoUsedLen;
        Addr tsoPrevSeq;
        Addr tsoPktPayloadBytes;
        bool tsoLoadedHeader;
        bool tsoPktHasHeader;
        uint8_t tsoHeader[256];
        Addr tsoDescBytesUsed;
        Addr tsoCopyBytes;
        int tsoPkts;
 
      public:
        TxDescCache(IGbE *i, std::string n, int s);
 
        unsigned getPacketSize(EthPacketPtr p);
        void getPacketData(EthPacketPtr p);
        void processContextDesc();
 
        unsigned
        descInBlock(unsigned num_desc)
        {
            return num_desc / igbe->cacheBlockSize() / sizeof(igbreg::TxDesc);
        }
 
        bool packetAvailable();
 
        bool packetWaiting() { return pktWaiting; }
 
        bool packetMultiDesc() { return pktMultiDesc;}
 
        void pktComplete();
        EventFunctionWrapper pktEvent;
 
        void headerComplete();
        EventFunctionWrapper headerEvent;
 
 
        void completionWriteback(Addr a, bool enabled) {
            DPRINTF(EthernetDesc,
                    "Completion writeback Addr: %#x enabled: %d\n",
                    a, enabled);
            completionAddress = a;
            completionEnabled = enabled;
        }
 
        bool hasOutstandingEvents() override;
 
        void nullCallback() {
            DPRINTF(EthernetDesc, "Completion writeback complete\n");
        }
        EventFunctionWrapper nullEvent;
 
        void serialize(CheckpointOut &cp) const override;
        void unserialize(CheckpointIn &cp) override;
    };
 
    friend class TxDescCache;
 
    TxDescCache txDescCache;
 
  public:
    PARAMS(IGbE);
 
    IGbE(const Params &params);
    ~IGbE();
    void init() override;
 
    Port &getPort(const std::string &if_name,
                  PortID idx=InvalidPortID) override;
 
    Tick lastInterrupt;
 
    Tick read(PacketPtr pkt) override;
    Tick write(PacketPtr pkt) override;
 
    Tick writeConfig(PacketPtr pkt) override;
 
    bool ethRxPkt(EthPacketPtr packet);
    void ethTxDone();
 
    void serialize(CheckpointOut &cp) const override;
    void unserialize(CheckpointIn &cp) override;
 
    DrainState drain() override;
    void drainResume() override;
 
};
 
class IGbEInt : public EtherInt
{
  private:
    IGbE *dev;
 
  public:
    IGbEInt(const std::string &name, IGbE *d)
        : EtherInt(name), dev(d)
    { }
 
    virtual bool recvPacket(EthPacketPtr pkt) { return dev->ethRxPkt(pkt); }
    virtual void sendDone() { dev->ethTxDone(); }
};
 
} // namespace gem5
 
#endif //__DEV_NET_I8254XGBE_HH__